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Abstract: This paper presents an in-depth investigation into the avalanche breakdown robustness of
commercial state-of-the-art silicon carbide (SiC) power MOSFETs comprising of functional as well as
structural characterization and the corresponding underlying physical mechanisms responsible for
device failure. One aspect of robustness for power MOSFETs is determined by its ability to withstand
energy during avalanche breakdown. Avalanche energy (EAV) is an important figure of merit for all
applications requiring load dumping and/or to benefit from snubber-less converter design. 2D TCAD
electro-thermal simulations were performed to get important insight into the failure mechanism of
SiC power MOSFETs during avalanche breakdown.
Keywords: avalanche breakdown; silicon carbide (SiC); wide band-gap (WBG); power MOSFET;
unclamped inductive switching (UIS); failure mechanism; leakage current
1. Introduction
Silicon carbide, (SiC), a wide-bandgap (WBG) semiconductor material, has tremendously
outstanding physical material properties when compared to its well established silicon (Si) counterpart.
Some physical properties of SiC which have relevance to power conversion are as follows [1]:
(1) Wider bandgap (Eg)—approximately 3.23 eV as compared to 1.1 eV in Si;
(2) Higher critical electrical field (EC)—approximately 10 times than in Si;
(3) Higher thermal conductivity (λ) at a given temperature—around 3–5 times that of Si.
Over the last 10 years, SiC power MOSFET manufacturing technology has experienced rapid
technological advances. As a consequence, they are now a commercial reality, available in different
ratings from different manufacturers. Nowadays, SiC power MOSFETs are in the limelight and
probably are the most common type of SiC device that are available on the market after Schottky
diodes [2,3]. Devices made from SiC relatively offer lower on-state resistance, higher switching
frequency and better off-state performance due to small leakage current [4].
Before SiC power MOSFETs can be implemented into power systems at a larger scale to reap
the benefits mentioned earlier, it is crucial to characterize these devices for their robustness and
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reliability. In order to define the safe operating area (SOA) boundaries for the device, short circuit (SC)
and unclamped inductive switching (UIS) tests are widely used within power electronics industry.
Indeed, these tests represent really stressful real life events for the device. Over the past few years,
various studies have been presented [5–10] which have highlighted the avalanche breakdown (through
UIS test) and short-circuit (SC) robustness of SiC power MOSFETs. Though significant maturity has
been achieved at device manufacturing level, experimental device characterization results suggests
that there is still space for improvement to extend devices’ SOA boundaries in order to make them
more robust.
Power MOSFETs are widely used in high switching frequency applications with inductive loads
such as motor drive applications. Such applications require the devices to be able to withstand a certain
duration of avalanche breakdown. A power MOSFET could experience avalanche breakdown between
drain and source at turn-off and back EMF (electromagnetic force) is produced by the inductive loads
and/or parasitic elements due to sudden interruption of current. In other words, any energy stored in
the inductive load during unclamped load dumping would have to be dissipated into the device after
device turn-off switching transient. This harsh switching transient condition could also result in failure
of the device. Avalanche ruggedness is an important feature for a power device which is determined
by its ability to dissipate avalanche energy (EAV) without catastrophic device failure. It also enables
snubber-less converter design which could possibly mean reduction in cost, number of components
and converter size. Certain automotive applications such as anti-lock braking systems and engine
control units (ECUs) require power devices to dissipate more consistent overload transient energy
release from inductive loads, typically motors and actuator controlled solenoids [11].
The avalanche breakdown failure mechanism of N-MOS Si power MOSFETs is well-known
and mainly linked to the activation of the inherent parasitic NPN BJT. The failure mechanism has
been divided into two different classes: current failure and temperature failure. Current failure
is linked to the activation of the parasitic BJT (occurs due to small inductor values and parasitic
elements which implies high current values) whereas the temperature failure is due to reaching
critical junction temperature of the device (for high inductor values and small switched current
values). Indeed, various different Si power MOSFET structures evolved along the course of time which
targeted the parasitic BJT structure to delay its activation and thus enhance robustness [12]. However,
the wider bandgap of SiC makes it highly unlikely for the activation of the parasitic BJT element
during typical UIS events (i.e., with typical values of switched currents and ensuing temperature
evolution). Previous publications have shown that commercially available SiC MOSFETs exhibit
significant intrinsic avalanche ruggedness and could dissipate EAV above 1 J, depending on the
test conditions [5–7,13,14]. Even though different studies have presented experimental avalanche
robustness, the understanding of its failure mechanism stills remains somewhat unclear and lacking.
So, to get more insight into device internal phenomena and the actual failure mechanism, experimental
results showing failure have been reproduced with the aid of 2D TCAD physical simulations which
are included here and constitutes one of the main methodology of this investigation.
2. MOSFET Avalanche Breakdown
Solid state switches for power electronic applications are normally designed to withstand high
voltages, usually represented as the nominal blocking voltage capability (VDSmax). Power electronics
applications requiring control of higher power levels such as power distribution and conversion,
industrial motor drives and railway traction require devices with larger breakdown voltages.
Semiconductor devices have the ability to support high voltages in the OFF-state, without having
a significant drain leakage current (IDSS). The avalanche breakdown mechanism is dependent on the
distribution of electric field (E) inside the structure [15]. A structure of a power MOSFET is illustrated
in Figure 1. During device design, the doping of N-drift layer (Ndrift) is carefully chosen to obtain
the desired breakdown voltage (VBD). At the same time, the depth of the N-drift layer should be
appropriately selected as it should contain the full depletion layer width (Wm) corresponding to VBD
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of the device being designed. It is crucial to avoid the depletion region reaching the N+ substrate
region as it causes punch through. The analytical device design equations defining the VBD and Wm
for non-fully N-depleted region structures are included here as Equations (1) and (2) respectively [15]:
VBD =
εs·Ec2
2q·Ndri f t (1)
Wm =
√
2εs·VBD
q·Ndri f t (2)
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For 4H-SiC, Equations (1) and (2) could be written as a function of Ndrift only as presented in
Equations (3) and (4) below [15]:
VBD = 3.0× 1015Ndri f t−3/4 (V) (3)
Wm = 1.82 × 1011Ndri f t−7/8 (µm) (4)
In the presence of high electric field, collision of mobile carriers possessing sufficient energy
with the lattice atoms results in creation of electron-hole pairs. This is known as impact ionization.
Subsequently, electron-hole pairs generated due to impact ionization result in generation of further
electrons and holes pairs. In other words, impact ionization is an augmented process producing a
continuous flow of electrons through the depletion region which results in significant flow of current
between drain and source during avalanche breakdown. Therefore, the maximum operating voltage
for a power device is limited by avalanche breakdown [15].
3. Experimental Results
UIS test circuit, illustrated in Figure 2a, is widely used for assessment of avalanche ruggedness
of power devices. An auxiliary 3 kV IGBT from IXYS (IXBH12N300) was used in parallel to ramp up
inductor current to the desired value. When the IGBT turns OFF, the device under test (DUT) enters
avalanche breakdown since current in the inductor cannot immediately go to zero due to the current
continuity condition. Parameters such as IGBT on-time (tON), inductance (L), input voltage (VDD)
and case temperature (TCASE) are normally altered to move outside of the device’s SOA until failure
is obtained. The representative current (ID) and voltage (VDS) waveforms are included in Figure 2b.
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During the on-time of IGBT, the inductor almost experiences VDD giving rise to linear increase of
the inductor current as also defined by Equation (5). On the other hand, during avalanche phase,
the current conduction takes place through the reverse body diode of the DUT. Selected experimental
results of commercial state-of-the-art SiC power MOSFETs during UIS have been included here.
The test results presented here are on a 1200 V 36 A 80 mΩ commercial SiC power MOSFET device
(C2M0080120D) in a TO-247 package from CREE [16].
V = L
dI
dt
(5)
The results presented here clearly demonstrate the significant intrinsic avalanche ruggedness
of these devices. The rated breakdown voltage (VBR(DSS)) for these devices is 1200 V but the actual
breakdown voltage (VBR(eff )) is found to be around 1800 V. As shown in [7,14], failure can occur at
different EAV (up to 1 J) based on current profile and TCASE. Here, current value was chosen to align
with applications in power converters.
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Figure 2. UIS test circuit and waveforms. (a) UIS circuit schematic; and (b) Representative DUT ID and
VDS waveforms for safe avalanche event.
ifferent tests were performed at different gate-source voltages (VGS). Fig e 3a s ows the ID and
VDS waveforms f r VGS = 0 V for a safe avalanche event, characterized by a return of the current to
zero and the voltage to the input voltage (VDD) value. The on-time for the IGBT was gradually increase
to increase the peak avalanche current (IAV) until failure was observed as indicated in Figure 3b.
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Figure 3. Experimental VDS and ID waveform; VDD = 400 V; TCASE = 25 ◦C; VGS = 0 V; L = 500 µH.
(a) Without Failure; IAV~42 A; (b) At Failure; IAV~47 A.
The test was repeated under the ame test conditions but changing the VGS to −5 V. Th results
comparing the ID d VDS waveforms for VGS = 0 V and −5 V with the same IAV ~47 A are included
in Figure 4. Here, an important observation to be made is that the DUT with VGS = −5 V safely
completes the avalanche phase and returns to blocking afterwards. On the other hand, the DUT tested
for VGS = 0 V failed for IAV~47 A. For a DUT tested at VGS = −5 V, higher IAV~50 A, i.e., higher EAV
was needed before failure was observed as shown in Figure 5. The obtained experimental results
demonstrate the avalanche robustness of SiC power MOSFETs is dependent on gate bias (VGS).
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Figure 5. Experimental VDS and ID waveform; IAV~50 A; VDD = 400 V; TCASE = 25 ◦C; VGS = −5 V;
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4. TCAD Electro-Thermal Simulations
In ord r to obtain a insight int evice failure mechanism during avalanch state, electro-thermal
2D TCAD simulations were p rformed in the Sentaurus software from Synopsys. The simulated
structure an ixed-mode circuit used for simulation includi g som p rasitic elements are included
in Figure 6a,b, respectively. Data from various literatures [15,17,18] was used to define the cell
dimensions and doping concentrations (presented in Figure 6a). The cell was refined to acheive a
suitable validation of both static and UIS waveforms. The parameters involved to obtain this were the
depth and doping of the N-drift region. Even though the simulated cell structure was calibrated to
match the behavior of a commercial device but it does not represent the real device sturcture. Here,
the N+ drain thickness was chosen to be small (1 µm) as it would not yield any further insight and
would unnessarily slow down the simulations.
Figure 7 plots the UIS ID and VDS waveform at failure. In these simulations, two seperate
electrodes were use for p b dy and N+ sourc implant. The hole and electron urrent components
respectively for p b dy a d n+ source, together with the overall device cur e t are shown in Figure 8.
The failure is defin d as the point wh re the voltage collapse is observed. Because of the implified
nature of the model (without 3D structural elements and field guard rings), the actual failure may
take place at a point in time earlier than in simulation. However, the important observation is that the
channel current flows. As can be seen in Figure 8, electron current starts to flow into the N+ source
region as the tAV lapsed until failure occurred. The current distribution when the channel is conducting
during DUT tON is shown in Figure 9.
Figure 10a presents the current distribution within the whole cell immediately after the device
enters avalanche breakdown. Figure 10b, zoomed in region near the corner of the pn region, shows
current density at four different tAV instances of increasing order from 1 to 4. A progressive shift
of current from reverse diode towards channel is observed. During the first phase of breakdown
phenomena (Figure 10b1), current mainly flows through the corner of the P body/N- drift region
corresponding to the location where highest electric field density and maximum impact ionization
occurs inside the cell. However, as the temperature increases during tAV, the current partially also
starts to flow in and below the channel region (Figure 10b2,b3) aided by the reduction of Vth with
temperature leading to channel activation. At failure (Figure 10b4), all the device current flows in and
below the channel region.
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5. Analytical Calculation of Threshold Voltage
Experimental results show that the avalanche capability of SiC power MOSFET has dependence
on gate bias voltage. At the same time, electro-thermal simulations have shown that decrease in Vth
with increasing temperature leads to device failure. Hence, it was important to analytically calculate
Vth and study the effect of temperature on Vth. The Vth analytical study is presented below. Gate
threshold voltage is determined by:
Vth = Vf b + φs +Vox (6)
where Vf b is the flat band voltage, φs is the surface’s semiconductor band bending and Vox is the oxide
voltage drop. The threshold condition is achieved when:
φs = 2φF (7)
where φF is the distance between the intrinsic fermi level and the actual fermi level.
Now, Vth equation has to be expanded to identify the temperature dependence:
Vf b = φms − qNoxCox (8)
where the work-function difference (φms) is calculated by:
φms = φm −
(
χSiC +
Eg
2
+ φF
)
(9)
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and:
Vox =
√
2εSiCqNAφs
Cox
=
√
2εSiCqNA2φF
Cox
(10)
Since εSiC, εSiO2, φm and φs do not change significantly with temperature, it is assumed that
these parameters are constant with temperature. Hence, the temperature dependence of the threshold
voltage is due to the Bandgap (Eg) and φF:
φF(T) =
kT
q
ln
(
NA
ni(T)
)
(11)
where there is a strong temperature dependence of the intrinsic carrier concentration:
ni(T) =
√
NC(T)NV(T) exp
(
− Eg
2kT
)
(12)
The effective density of states in the conduction and valence band (NC and NV) are given by:
NC(T) = 2
[
2pim∗e kT
h2
]3/2
(13)
NV(T) = 2
[
2pim∗hkT
h2
]3/2
(14)
NC and NV can be approximated by [18]:
NC(T) = 3.25× 1015T3/2
(
cm−3
)
(15)
NV(T) = 4.8× 1015T3/2
(
cm−3
)
(16)
Bandgap energy of 4H-SiC can be modelled by [19]:
Eg(T) = Eg(0)− 6.5× 10−4 T
2
T + 1300
(17)
where [20]:
Eg(0) = 3.265 eV (18)
Thus, taking the following parameters:
• Substrate doping concentration (NA): 3 × 1017 cm−3;
• Gate oxide thickness (tox): 50 nm;
• Oxide charge density (Nox): 1 × 1010 cm−3;
• Oxide permittivity (εSiO2): 3.45 × 10−11 F/m;
• Silicon carbide permittivity (εSiC): 8.55 × 10−11 F/m;
• Metal work function (φm): 4.1 eV for aluminum (Al);
• SiC electron affinity (χSiC): 3.2 eV.
Therefore, using the above parameters, a plot of ∆Vth (with respect to Vth value at lowest
temperature of 100 K) versus temperature was obtained to give an estimation of the decrease in
Vth value as temperature increases, which is included in Figure 11. The initial Vth of the DUTs tested is
~2.5 V at 300 K. However, due to very small chip size of SiC device (approximately 3 mm × 3 mm) and
relatively larger thermal conductivity result in rapid increase of the device temperature (could rise
easily well above 1000 K) during such dissipative events. SiC crystals are well-known to withstand
very high temperatures due to their characteristics. Hence, Vth (function of temperature) can easily
decrease below zero as also supported with the analytical calculations of Vth.
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out to compensate for the emissivity contrast effect [22]. The surface temperature of the device 
reached (well above 500 °C) during the test surpassed the calibration range of the camera. So, the 
thermal images were post-processed to represent a normalized temperature (Tn) distribution (see 
Equation (19)): 
௡ܶ =
ܶ − ଴ܶ
௠ܶ௔௫ − ଴ܶ (19) 
where T0 is the case temperature and Tmax is the maximum temperature for the thermal map. 
The current and voltage waveform for the UIS test (before and after failure) carried out on a bare 
die device from CREE are shown in Figure 12. In this test, the VDD was kept the same as the tests on 
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pad (and the die border) eventually leading to failure. Formation of hot-spots have been also 
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6. Structural Characterization
An advanced infrared (IR) thermography technique, custom design as elaborated in [21], was used
on bare die SiC power MOSFET in order to obtain the device’s surface temperature during avalanche
breakdown conduction phase of the UIS test. This setup features equivalent time sampling method
with a frame rate capability of up to 1 MHz which allows acquisition of fast transient dynamics. It is
also possible to capture the temperature distribution and thus the current distribution of the device at
any time instance during the test using a single shot. The point of capture is chosen carefully to obtain
the maximum surface temperature (found to be approximately at 33% of the tAV). Integration time
for the IR camera was set to 1 µs and two point calibration procedure was carried out to compensate
for the emissivity contrast effect [22]. The surface temperature of the device reached (well above
500 ◦C) during the test surpassed the calibration range of the camera. So, the thermal images were
post-processed to represent a normalized temperature (Tn) distribution (see Equation (19)):
Tn =
T T0
Tmax − T0 (19)
0 x is the axi u te perature for the t er al a .
t f
r s n in Figure 12. In this test, the VDD was kept the same as the ests
on p ckaged devices (Section 3). The current is almost uniformly dis ributed for the s fe avalanche
event as depicted in Figure 13a. The IAV was incr ased until failure was obtained. The t r l
f il re is included in Figure 13b. An int resting observation to be mad here is
the phenomena f localized current crowding taking place inside the device where most f
t is drawn by a small number of cells in a small locality within the entire active device area. Due
to current crowding phenomenon, f rmation of hot-sp t takes place at the edge of the source pad
(and the die bord r) eventually leading to failure. Formation of hot-spots ave been also pr viously
reported on Si devices [23].
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7. Conclusions 
This paper presents a detailed investigation into the avalanche robustness of commercial 
avalanche rugged SiC power MOSFETs. SiC MOSFETs with 1200 V rating are available from various 
manufacturers. Experimental results show that these devices exhibit avalanche capability which is 
enhanced if the DUT is driven with negative VGS. Simulations show Vth reduction with temperature 
increase leading to device failure which has been supported by Vth analytical calculations. The shift 
of Vth also takes place in Si typically at few mV/K (between −2 and −9 mV/K depending on 
temperature range). However, channel activation during UIS has never been reported in Si devices. 
The failure mechanism of Si MOSFETs is usually linked to activation of the parasitic BJT. Si MOSFETs 
can be turned-off with VGS bias of −10 V to −15 V whereas SiC is limited in negative bias. Another 
point to be noted here is that the simulation investigates first-order effects but second-order effects 
have not been considered here. Also, the effect of field guard ring is also not taken into account. 
Finally, as clearly inferable from thermal map (Figure 13b), the eventual failure is still related to the 
presence of a hot-spot due to current crowding, suggesting that the final failure mechanism is still 
dominated by bipolar currents, whereas the channel activation only contributes to further increase 
temperature in some cells. 
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7. Conclusions
This paper presents a detailed investigation into the avalanche robustness of commercial
avalanche rugged SiC power MOSFETs. SiC MOSFETs with 1200 V rating are available from various
manufacturers. Experimental results show that these devices exhibit avalanche capability which is
enhanced if the DUT is driven with negative VGS. Simulations show Vth reduction with temperature
increase leading to device failure which has been supported by Vth analytical calculations. The shift of
Vth also takes place in Si typically at few mV/K (between−2 and−9 mV/K depending on temperature
range). However, channel activation during UIS has never been reported in Si devices. The failure
mechanism of Si MOSFETs is usually linked to activation of the parasitic BJT. Si MOSFETs can be
turned-off with VGS bias of −10 V to −15 V whereas SiC is limited in negative bias. Another point
to be noted here is that the simulation investigates first-order effects but second-order effects have
not been considered here. Also, the effect of field guard ring is also not taken into account. Finally, as
clearly inferable from thermal map (Figure 13b), the eventual failure is still related to the presence of a
hot-spot due to current crowding, suggesting that the final failure mechanism is still dominated by
bipolar currents, whereas the channel activation only contributes to further increase temperature in
some cells.
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